8E4093

Roll No. _____

Total No of Pages: 2

8E4093

B. Tech. VIII Sem. (Main/Back) Exam., April, 2015 Electronics & Communication Engineering 8EC4.2 VHDL

Common for 8EX4.2 & 8EC4.2

Time: 3 Hours

rtuonline.com

rtuonline.com

Maximum Marks: 80

Min. Passing Marks: 24

Instructions to Candidates:

Attempt any five questions, selecting one question from each unit. All questions carry equal marks. Schematic diagrams must be shown wherever necessary. Any data you feel missing suitably be assumed and stated clearly.

Units of quantities used/calculated must be stated on a ly

Use of following supporting material is permit ed during examination.

1. <u>NIL</u>

2.<u>NIL_____</u>

- Q.1 (a) Explain the history of targus hardware description language.
- [6]
- (b) Draw the schepe tic for ASIC design flow and explain every step in brief. [10]

<u>OR</u>

- Q.1 (a) Differentiate between behavioral and structural style of modeling using suitable example. [10]
 - (b) Explain the following:-

[6]

- (i) Entity declaration
- (ii) Architecture declaration

<u>UNIT – II</u>

- Q.2 (a) Write VHDL code for 2 to 1 multiplexer using structural style modeling. [6]
 - (b) Write VHDL code for 2-input Ex-NOR gate design with minimum number(s) of 2-input NAND gate (only) as a component using structural modeling. [10]

[8E4093]

Page 1 of 2

[6920]

rtuonline.com

rtuonline.com

rtuonline.com

<u>OR</u>

| | | <u> </u> | |
|--|-------|--|----|
| Q.2 | Write | e hierarchical code for 16 to 1 multiplexer using structural modeling. [16 |] |
| <u>UNIT – III</u> | | | |
| Q.3 | (a) | Draw FSM for (i) D-Flip Flop (ii) J-K Flip Flop & write VHDL code. [12 | 2] |
| | (b) | Write about concurrent, sequential and concurrent plus sequential VHD | L |
| | | statements. [4 |] |
| <u>OR</u> | | | |
| Q.3 | (a) | Write VHDL code for modulo-10 up counter with synchronous reset. [10] |)] |
| | (b) | Compare level triggered & edge trigger systems. | •] |
| <u>UNIT – IV</u> | | | |
| Q.4 | (a) | Draw FSM and write VHDL code for a system which has a single bit input 'X | |
| | | and two single bit outputs 'Y' and 'Z'. The put ut of system is asserted logic 1 t | 0 |
| | | 'Y' and 'Z' when system detects in put stream of serial bits 1001 or 101 | 0 |
| | | respectively. | |
| | | $\frac{b_R}{dt}$ | |
| Q.4 | (b) | Write VHDL code for serial adder. [8 | }] |
| | (b) | Compare Mean & Moore Type FSM. [8 | 3] |
| $\underline{\mathbf{UNIT}} - \mathbf{V}$ | | | |
| Q.5 | Expl | ain the following:- | |
| | (a) | • | 3] |
| | (b) | Design example of divider [8 | 3] |
| Q.5 | Q.5 | OR Explain the following:- | |
| Q.J | | | 8] |
| | (a) | | 8] |
| | (b) | CPU organization [8 | וי |
| | | | |

[8E4093] Page 2 of 2

rtuonline.com rti

rtuonline.com

[6920]