

8E4093**8E4093**

B.Tech. (Sem.VIII) (Main/Back) Examination, April/May - 2012
Electronics & Communication
8EC4.2 VHDL (Elective)

Time : 3 Hours

[Total Marks : 80]

[Min. Passing Marks : 24]

Attempt any five questions selecting one question from each unit. All questions carry equal marks. Schematic diagrams must be shown wherever necessary. Any data you feel missing suitably be assumed and stated clearly. Units of quantities used/calculated must be stated clearly.

UNIT - I

1. (a) What is VHDL? Explain how variables, signals and constants are declared and used in VHDL. 6
 (b) Explain various steps of design flow of ASIC with suitable diagram. 10

OR

1. (a) Briefly explain history of hardware description languages and compare various hardware description languages. 8
 (b) Distinguish between :
 (i) VHDL IF and VHDL case
 (ii) VHDL Next and Exit
 (iii) Verilog Repeat and Forever
 (iv) Library and Module. 8

UNIT - II

2. (a) Define decoder and implement the function $f(w_1, w_2, w_3) = \Sigma(0, 1, 3, 4, 7)$ using 3 to 8 decoder and OR gate. 6
 (b) Write VHDL code for a BCD to seven segment converter using selected signal assignment. 10

OR

2. (a) Define multiplexer. How an 16×1 MUX can be implemented using two 8×1 MUX? 6
 (b) Write VHDL code for 4 bit comparator. 10

UNIT - III

3. (a) Write structural VHDL description for n-bit serial-in serial-out shift register. 8
 (b) Write a VHDL description for S-R latch
 (i) Use a conditional assignment statement
 (ii) Use a characteristic equation 8

(iii) Use two logic gates.

OR

(i) Write VHDL code to model binary asynchronous 4-bit counter.

10

(ii) Write VHDL code for D flip-flop.

10

6

UNIT - IV

(i) Derive the state diagram for an FSM that has an input W and output Z . The machine has to generate $Z = 1$ when the previous four values of W were 1001 or 1111 else 0. Overlapping input patterns are not allowed. Write VHDL code for above FSM.

10

(ii) Draw block and state diagram of vending machine?

6

OR

(i) What are the difference between Mealy and Moore type state machine?

6

(ii) Explain Moore type FSM using state diagram, state table and state assigned table.

10

UNIT - V

(i) Design a 4-bit binary multiplier and generate the control state graph and table which defines the operation of a binary multiplier.

10

(ii) Explain shifting and sorting operations

3

OR

(i) Give short notes on (Any two):

(a) PU organization.

(b) SRAM.

(c) Clock synchronization.

$8 \times 2 = 16$